| 02_companies/2330 台積電 | 65 |
| 04_knowledge_base/SRAM | 25 |
| 04_knowledge_base/TSMC N3E | 25 |
| 04_knowledge_base/Semiconductor Fab | 18 |
| 02_companies/INTC | 11 |
| 04_knowledge_base/EUV | 6 |
| 04_knowledge_base/矽晶圓 | 6 |
| 04_knowledge_base/FEOL | 5 |
| 04_knowledge_base/Chiplet architecture | 5 |
| 02_companies/AAPL | 5 |
| 04_knowledge_base/Interconnect Stack | 5 |
| 04_knowledge_base/TSMC N4X | 5 |
| 04_knowledge_base/28nm | 4 |
| 04_knowledge_base/Cost per Transistor | 4 |
| 04_knowledge_base/Process node | 4 |
| 04_knowledge_base/DTCO | 3 |
| 02_companies/MediaTek | 3 |
| 04_knowledge_base/Design Rule | 3 |
| 04_knowledge_base/Contact | 3 |
| 04_knowledge_base/Transistor | 3 |
| 04_knowledge_base/TSMC N3S | 3 |
| 04_knowledge_base/TSMC N4P | 3 |
| 04_knowledge_base/Metal pitch | 3 |
| 04_knowledge_base/TSMC N5 | 2 |
| 04_knowledge_base/ARM Phoenix CPU | 2 |
| 04_knowledge_base/A16 | 2 |
| 04_knowledge_base/Moore’s Law | 2 |
| 02_companies/Aligned Data Centers | 2 |
| 04_knowledge_base/Contacted Gate Pitch | 2 |
| 02_companies/AVGO | 2 |
| 02_companies/AMD | 2 |
| 04_knowledge_base/TSMC N3P | 2 |
| 04_knowledge_base/封裝 | 2 |
| 04_knowledge_base/Tapeout | 2 |
| 02_companies/QCOM | 2 |
| 04_knowledge_base/IP block | 2 |
| 04_knowledge_base/Standard cell | 2 |
| 04_knowledge_base/3nm | 2 |
| 04_knowledge_base/FinFLEX | 2 |
| 02_companies/3443 | 1 |
| 04_knowledge_base/N28 | 1 |
| 04_knowledge_base/SoIC | 1 |
| 02_companies/Marvell | 1 |
| 04_knowledge_base/Foveros | 1 |
| 04_knowledge_base/TSMC N3 | 1 |
| 04_knowledge_base/IC design verification | 1 |
| 04_knowledge_base/MRAM | 1 |
| 02_companies/Huawei | 1 |
| 02_companies/NVDA | 1 |
| 04_knowledge_base/FeRAM | 1 |
| 04_knowledge_base/High Voltage | 1 |
| 04_knowledge_base/4LPP | 1 |
| 04_knowledge_base/Photomask | 1 |
| 04_knowledge_base/Double Patterning | 1 |
| 04_knowledge_base/BSPDN | 1 |
| 04_knowledge_base/PMOS | 1 |
| 04_knowledge_base/Capacitor | 1 |
| 04_knowledge_base/FinFET | 1 |
| 04_knowledge_base/NMOS | 1 |
| 04_knowledge_base/3D V-Cache | 1 |
| 04_knowledge_base/Intel Ponte Vecchio | 1 |
| 04_knowledge_base/ASIC | 1 |
| 04_knowledge_base/GPU | 1 |
| 04_knowledge_base/4LPE | 1 |
| 04_knowledge_base/Multi-Patterning | 1 |
| 04_knowledge_base/Defect Density | 1 |
| 04_knowledge_base/CPU | 1 |
| 04_knowledge_base/BEOL | 1 |
| 04_knowledge_base/Flip-Flop | 1 |
| 04_knowledge_base/Samsung 5LPE | 1 |